



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/773,623	02/02/2001	Hiroyuki Kuzuma	49657-894	7719

7590 07/08/2004
McDERMOTT, WILL & EMERY
600 13th Street, N.W.
Washington, DC 20005-3096

EXAMINER

SHAAWAT, MUSSA

ART UNIT PAPER NUMBER

2128

DATE MAILED: 07/08/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<p align="center">Office Action Summary</p>	<p>Application No.</p> <p>09/773,623</p>	<p>Applicant(s)</p> <p>KUZUMA ET AL.</p>	
	<p>Examiner</p> <p>Mussa A Shaawat</p>	<p>Art Unit</p> <p>2128</p>	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
 - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
 - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
 - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 February 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-10 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 February 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| <p>1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)</p> <p>2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)</p> <p>3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</p> <p>Paper No(s)/Mail Date <u>02 February 2004</u>.</p> | <p>4) <input type="checkbox"/> Interview Summary (PTO-413)</p> <p>Paper No(s)/Mail Date. _____.</p> <p>5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)</p> <p>6) <input type="checkbox"/> Other: _____.</p> |
|--|---|

DETAILED ACTION

1. Claims 1-10 are pending.

Drawings

2. Drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in description: character “c2” and “ca4” in **figure 8B**, characters “ca12-ca15, c7, ca20” in **figure 9A-9B**, and character **da11** in **figure 10B**, characters “da19-da20” in **figure 11**, and characters “e4-e5, ea12-ea13” in **figure 12A-12C** are not mentioned in specifications. Corrected drawing sheets, or amendment to specification to add reference character(s) in description, are required in reply to Office action to avoid abandonment of application. Any amended replacement-drawing sheet should include all of figures appearing on immediate prior version of sheet, even if only one figure is being amended. Replacement sheet(s) should be labeled “Replacement Sheet” in page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of drawing figures. If examiner does not accept changes, applicant will be notified and informed of any required corrective action in next Office action. Objection to drawings will not be held in abeyance.

Claim Interpretation

3. The examiner notes that upon further examinations of claim 1 the limitation “a post layout simulation implementing part connected to the said net list generation part for implementing a post layout simulation by using said net list” in lines 17-19 is interpreted as a post layout simulation implementing part connected to the net list generation part. See claim rejection below.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.

4. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. In claim 1 the applicant recites "a post layout simulation implementing part connected to the said net list generation part for implementing a post layout simulation by using said net list", it is not clear in the context of the claims and specifications what the applicant means by a post layout simulation part connected to net list generation part for implementing a post layout simulation by using a net list. This language appears indefinite to me.

5. Claims 1, 2, and 6-10 are rejected under 35 U.S.C. 112, second paragraph, because they lack antecedent basis.

As per claim 1, claim 1 recites the limitation "said layout pattern data" in line 14. There is insufficient antecedent basis for this limitation in the claim.

As per claim 2, claim 2 recites the limitation "said layout pattern data" in line 13. There is insufficient antecedent basis for this limitation in the claim.

As per claim 6, claim 6 recites the limitation "said layout pattern data" in line 11. There is insufficient antecedent basis for this limitation in the claim.

As per claim 7, claim 7 recites the limitation "said layout pattern data" in line 12. There is insufficient antecedent basis for this limitation in the claim.

As per claims 8-10, claims 8-10 recite the limitation "said extraction of the nodes" in line 9 of claim 8, line 9 of claim 9 and line 13 of claim 10. There is insufficient antecedent basis for this limitation in the claims.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Ho, Patent No. (5,828,580) referred to hereinafter as Ho.

As per claim 1, Ho teaches a back annotation apparatus including, see **Ho** (Abstract): a pre-layout simulation implementing part for detecting nodes of which the potential changes when a predetermined signal is applied to a logic circuit, see **Ho** (col.4, lines 18-24); a layout pattern verification implementing part for implementing a predetermined layout pattern verification for layout patterns of the logical circuit, see **Ho** (col.4, lines 18-37); a parasitic element extraction part connected to the pre-layout simulation implementing part which extracts parasitic elements from the nodes of which the potential changes, see **Ho** (col.5, lines 27-55); a net list generation part connected to the parasitic element extraction part for generating a net list which includes all the devices included in the layout pattern data and parasitic elements extracted in the parasitic element extraction part; and a post layout simulation implementing part

connected to the net list generation part for implementing a post layout simulation by using the net list, see **Ho** (col.6, lines 5-15, col.7, lines 49-63).

As per claim 2, **Ho** teaches a back annotation apparatus according to claim 1, wherein the pre-layout simulation implementing part includes: an active node detection part for detecting nodes of which the potential changes when a predetermined signal is applied to the logic circuit; and a non active node detection part for detecting nodes of which the potential does not change when the predetermined signal is applied to the logic circuit, see **Ho** (col.4, lines 60-67, col.5, lines 1-20), the net list generation part includes a net list generation part with parasitic elements which is connected to the parasitic element extraction part and the layout pattern verification implementing part and which generates a net list including parasitic elements to the active nodes within the layout pattern data and devices connected to the active nodes, the post layout simulation implementing part includes a circuit which is connected to the net list generation part and the non active node detection part, which fixes the potential of the node, of which the potential does not change, at a predetermined potential and which implements a post layout simulation by using the net list, see **Ho** (col.6, lines 5-15, col.7, lines 49-63).

As per claim 3, **Ho** teaches a back annotation apparatus according to claim 2 further including: an internal node extraction part for extracting layout pattern data or nodes of the logic circuit diagram which is connected to the layout pattern verification implementing part and to which serially connected devices degenerated according to a predetermined standard at the time of layout pattern verification are connected in

parallel; and a node information updating part for updating the detection result of the active node detection part and the non active node detection part based on the extraction result at the internal node extraction part, which is connected to the internal node extraction part, the active node detection part and the non active node detection part, see **Ho** (col.7, lines 5-63, col.8, lines 5-17).

As per claim 4, claim 4 includes the same limitations of claim 3; therefore it is rejected based on the same rationale, *supra*.

As per claim 5, **Ho** teaches a back annotation apparatus according to claim 2 further including: a first internal node extraction part for extracting layout pattern data or nodes of the logic circuit diagram which is connected to the layout pattern verification implementing part and to which serially connected devices degenerated according to a predetermined standard at the time of layout pattern verification are connected in parallel; a second internal node extraction part for extracting layout pattern data or nodes of the logic circuit diagram which is connected to the layout pattern verification implementing part and wherein serially connected elements degenerated according to a predetermined standard at the time of layout pattern verification are made to be a single element, see **Ho** (col.8, lines 5-15); a node information updating part for updating the detection result of the active node detection part and the non active node detection part based on the extraction result at the first and the second internal node extraction parts, which is connected to the first internal node extraction part, the second internal node extraction part, the active node detection part and the non active node detection part; and a parasitic element information degenerating part for

degenerating only the parasitic element information included in the net list which is connected to the net list generation part with parasitic elements, see **Ho** (col.7, lines 5-63, col.8, lines 5-17).

As per claims 6 –10, claims 6-10 include the same limitations of claims 1-5; therefore they are rejected based on the same reasoning, supra.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- Ho, US Patent No. (5,828,580) Connectivity based approach for extracting parasitic layout in an integrated circuit.
- Heile, US Patent No. (6,317,860) Electronic design automation tool for display of design profile.
- Raghavan et al, US Patent No. (6,286,126) Methods, and apparatus for post-layout verification of micro electric circuits using best and worst case delay models for nets therein.
- Rostoker et al, US Patent No. (5,933,356) methods and system for creating and verifying structural logic models of electronic design from behavioral description.
- Raghavan et al, US Patent No. (5,896,300) methods apparatus and computer program products for performing post-layout verification of micro electronic circuits by filtering timing error bounds for layout critical nets.
- Graef et al, US Patent No. (6,083,269) digital integrated circuit design system and methodology with hardware.

- Campmas et al, US Patent No. (5,717,928) system and method for obtaining a mask programmable device using a logic description and a field programmable device implementing the logic description.
- Sakai, US Patent No. (6,099,581) layout database for a computer aided design system.
- Smith, Jr. et al, US Patent No. (5,452,224) method of computing multi-conductor parasitic capacitances for VLSI circuits.
- Mc Connell et al, US 2001 Pub. No. (0049593 A1) software tool to allow field programmable system level devices.

Communication

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mussa A Shaawat whose telephone number is (703) 605-1372. The examiner can normally be reached on Monday-Friday (8:30am to 5:00pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin J Teska can be reached on (703) 305-9704. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2128

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mussa Shaawat
Patent Examiner
June 21, 2004



KEVIN J. TESSA
SUPERVISOR
PATENT EXAMINER